In this paper, we propose the use of magnetic skyrmion sensors for low-voltage, low-current global interconnects. Magnetic skyrmions have shown great potential for low-power circuit applications, since skyrmions can be generated and moved by remarkably low-current pulses. We propose the use of skyrmion-based current sensors at the receiver that allows low-current signal transmission through the line. The proposed skyrmion sensor consists of a magnetic nanotrack on top of a spin-Hall metal (SHM). The skyrmion is nucleated in the nanotrack by using spin-polarized current and, subsequently, moved along the nanotrack by using a charge current through the SHM. This charge current is the input current from a global interconnect line, which moves the skyrmion depending on the logic input to the line. The resistance of a magnetic tunnel junction (MTJ) at the receiver is based on the movement/location of the skyrmion. This resistance change is sensed using a reference MTJ and a simple complementary metal-oxide-semiconductor (CMOS) inverter. Such a receiver configuration acts as a built-in latch, and hence, expensive voltage converters or transimpedance amplifiers can be avoided, which are the bottlenecks in a conventional low-power interconnect design. Our simulation results indicate that for a 10 mm Cu-line in 45 nm CMOS technology, the energy consumption with skyrmion-based sensing is ∼50× lower compared with full swing and ∼25× lower compared with low-swing CMOS interconnect.
I. INTRODUCTION

M
AGNETIC skyrmions are chiral spin textures with stable helical magnetic order due to the presence of strong Dzyaloshinskii-Moriya interaction [1] - [3] . It has been shown experimentally in [4] - [6] that very low-current pulses can generate and move stable skyrmions in a magnetic nanotrack. Due to their higher stability and lower current requirement for movement, skyrmions have great potential in energy-efficient spintronic device applications [7] - [13] . In this paper, we present the application for magnetic skyrmion as low-power current sensor for designing energy-efficient global interconnects. The energy dissipation in global interconnect has increased in scaled technology and is currently a major concern [14] . One promising alternate to resolve this issue is to use low voltage swing on the interconnect lines. However, such techniques require voltage converters at the receivers, which adds power consumption and delay [14] . Another alternate is current-mode signaling, which can greatly reduce RC losses in long lines [15] . However, the current-to-voltage conversion at the receiver for standard complementary metaloxide-semiconductor (CMOS) operation leads to performance degradation as power-hungry analog transimpedance amplifiers are used for this purpose [16] . We propose an alternate method, where current signals are used to move a skyrmion in a magnetic nanotrack located at the receiving end of a global line. The presence of skyrmion is then sensed using a simple magnetic tunnel junction (MTJ), leading to simple and energy-efficient signal conversion. The device structure we use is shown in Fig. 1 (SHM) [17] . The skyrmion can be nucleated by injecting a spin polarized current through an MTJ placed above the nanotrack (left MTJ in Fig. 1 ). After nucleating the skyrmion, it can be moved by a data-dependent input current through the SHM layer. The movement of skyrmion can alter the resistance of another MTJ [18] placed on the right side of the track. This resistance change can be translated to binary voltage levels by using simple digital CMOS components. Our proposed scheme avoids the use of analog components at the receiver, and it is equally applicable to high-speed off-chip and global on-chip communication. In order to validate the energy efficiency with existing designs, we simulate both full-swing and low-swing CMOS interconnects using IBM 45 nm technology and compare the energy consumption to our design. Our simulation results show significant improvement in energy consumption for the skyrmion-based interconnects in comparison with the CMOS interconnects and existing analog current-mode interconnects. We also compare our results to recently proposed domain-wall (DW) sensorbased interconnects, which are potentially very energy efficient [19] - [21] . Since skyrmions are more stable than DWs due to their topological protected property [13] and are driven by lower current densities [10] , we also find improvements in comparison with DW-based design. The rest of this paper is organized as follows. In Section II, we present the details of our proposed device structure and the simulation framework used for evaluating interconnect circuit operations. In Section III, we present the interconnect circuits based on data-dependent skyrmion movement. We present our results and comparison with existing technologies in Section IV. Section V concludes this paper.
II. DEVICE OPERATION AND MODELING DETAILS
A. Device Operation
We first explain the operation of the device structure shown in Fig. 1 . A magnetic skyrmion can be nucleated in the nanotrack by injecting a spin-polarized current through the left MTJ. This process has been experimentally demonstrated in [4] - [6] . The skyrmion can be moved either by an in-plane current through the nanotrack or by utilizing a vertical injection of a spin current generated from a charge current flowing through the SHM layer. It has been shown that skyrmion driven by an SHM layer current can obtain higher velocities with lower current densities [13] . Consequently, we use a charge current through the SHM layer to move the skyrmion along the direction of the current flow. The dynamics of skyrmion driven by a vertical spin current can be well explained by Theile's equation as [22] 
where α is the Gilbert damping constant, v d is the drift velocity of skyrmion, G is gyromagnetic coupling, D is the dissipative force tensor, and j spin is the spin current induced by charge current that flow through SHM. The first term of (1) relates to the Magnus force [23] , which splits the skyrmion drift
We show the motion of skyrmion along the nanotrack in Fig. 2 for an SHM current density of 1.67 × 10 11 A/m 2 flowing in the rightward direction. The material parameters used in our simulation have been taken from [13] and [24] , and are shown in Table I . We used the Mumax3 platform to analyze the current-induced skyrmion movement [25] . As can be seen from Fig. 2 , the motion of skyrmion bends away from the driving current direction due to the Magnus forceinduced splitting of skyrmion motion in transverse directions [components in (2) ] [23] . Since the detecting MTJ is located at the center along the width of the nanotrack, we want the skyrmion near the center for correct detection. This is achieved by turning the driving current OFF after 1 ns and let the skyrmion move back to center position through edge-repulsion interaction. In our simulations, ∼0.25 ns relaxation time is required for the skyrmion to move back to the center along the width of the nanotrack. Furthermore, owing to the repulsive force from the edge, skyrmions are not annihilated from the edge unless a larger current density is applied along the SHM layer [26] . In Fig. 3 , we show the skyrmion annihilation when the SHM current density is 3.13 × 10 11 A/m 2 (almost twice the current density previously). At this SHM current density, the skyrmion is annihilated from the nanotrack within ∼1 ns as shown in Fig. 3 . For the circuit operations (discussed in Section III), we keep the SHM current density much below the level required for annihilation. Hence, we only need to nucleate the skyrmion once for initializing the operation. 
B. Simulation Framework
In order to characterize the device and circuit operations, we use the mixed mode simulation framework (electron transport and magnetization dynamics from the device to the circuit level) proposed in [27] . The MTJ resistances are obtained from the nonequilibrium Green's function-based spin transport simulations [27] . Subsequently, the resistance of the MTJ is used in an MTJ-SPICE model with 45 nm CMOS technology to evaluate the interconnect circuit operations (discussed in Section III) [28] . The charge current (I e ) flowing through the SHM is obtained from the SPICE simulations, and the corresponding spin current (I s ) is calculated as [29] 
where θ sh is the spin-Hall angle, A MTJ and A SHM are the cross-sectional areas of the MTJ and the SHM, respectively. The spin current from (3) is used with generalized Landau-Lifshitz-Gilbert equation to analyze the magnetization dynamics [30] , [31] . We perform these magnetization dynamics simulations using the Mumax3 platform [25] .
III. CIRCUIT OPERATION
We now present the global interconnect architecture using a skyrmion-based detector at the receiving end. The proposed approach works on the data dependent movement of a skyrmion in a nanotrack adjacent to an SHM layer (the device shown in Fig. 1 ). To initialize the operation, a skyrmion is nucleated in the nanotrack by using a spin-polarized current from an MTJ placed above the nanotrack [left side of the nanotrack as shown in Fig. 4(a) ]. A data-dependent input current is then passed through the SHM layer, which moves the skyrmion toward the right side of the nanotrack according to the data input. Hence, the presence or absence of the skyrmion at the right side of the track denotes the transmission of logic 0 or 1. Another MTJ, located on the right side of the track [shown in Fig. 4(b) ], is used to detect the skyrmion. Depending on the presence of the skyrmion, the MTJ resistance changes sharply, which facilitates a simple current-to-voltage conversion process. The overall circuit diagram is shown in Fig. 5 . As mentioned earlier, the MTJ on the left is for nucleation and the one in the right is for reading. The EQ transistor is used to allow the relaxation of the skyrmion as discussed in Section II. The operational steps are shown in Fig. 6 (nucleating MTJ is not shown here, and it is only required for initialization). At the start of a clock cycle, the skyrmion is on the left side of the track [ Fig. 6(a) ]. Based on the input data, the skyrmion moves to the right side, altering the resistance of the receiving MTJ [ Fig. 6(b) ]. The MTJ state is sensed once in each clock period after the movement of the skyrmion is completed. The MTJ resistance change can be converted to full-binary voltage swing by using a reference MTJ and a clocked CMOS inverter in the receiving side [19] . The last step of the operation is to reset the skyrmion to its initial position to enable operation for the next cycle. This is done by using a reverse current through the SHM layer as shown in Fig. 6(c) .
It should be mentioned here that the resistance change of the MTJ is lower here compared with a full parallel-toantiparallel resistance switching of an MTJ. However, we use an MTJ with ∼ 200% TMR ratio, which gives a considerable change in the resistance, sufficient for detector operation. In addition, the SHM current density for skyrmion is kept at 1.67 × 10 11 A/m 2 , which is almost half the current density that can cause the skyrmion to be pushed out from the track (3.13 × 10 11 A/m 2 ). As a result, the push out of skyrmion is very unlikely during normal operation. Simulated waveforms for a random input sequence are shown in Fig. 7 . As discussed earlier, the input data-dependent current through the SHM layer (I SHM ) controls the movement of the skyrmion and alters the resistance of the output MTJ. The resistance change is reflected in the output voltage from the MTJ [V MTJ shown in Fig. 6(b) ]. As a result, V MTJ changes in accordance with low and high input voltages (V IN ). The subsequent clocked CMOS inverter produces the output voltage (V OUT ). We discuss the pros and cons of the proposed architecture in Section IV.
IV. RESULTS AND COMPARISON
In order to evaluate the performance of the proposed architecture, we calculate the overall energy consumption for a global Cu-line of 10 mm length. The operating conditions are listed in Table II . Since the proposed design is primarily intended for long on-chip or off-chip global lines, we use wider metal wires for the signal transmission. The metal wire we use has a unit resistance, r w = 50 /mm (wire used in [16] and measured experimentally). The required current density through the SHM layer for skyrmion movement is 1.67 × 10 11 A/m 2 , which results in a current flow of 30 μA through the SHM layer with the dimensions shown in Table II . Since this is a current-mode architecture, the majority of the consumed energy is static (ohmic loss), which is directly proportional to the amount of current flow. The required current for operation is very low. The key feature of our proposed method is the low-current operation and a simple conversion from current-to-voltage using MTJs, leading to significant energy efficiency. The total energy consumption consists of the ohmic loss (static energy dissipation in the Cu-line and the SHM layer resistances), the capacitive loss (dynamic line loss in the wire capacitances), and the energy required for driving the receiver circuit. We show the energy consumption calculation for a 10 mm Cu-line in Table III . The dynamic component is negligible, which is as expected for current-mode architectures. The interconnect circuit consumes only 3.63 fJ/bit/mm for a 10 mm Cu-line. Note that, we have not included the skyrmion nucleation energy here. The interconnect energy is expressed in units of fJ/bit/mm, which scales with both the length of interconnect and the number of bits transmitted. Since the nucleation energy consumption (∼44.9 fJ) only occurs once for initialization, its impact is minimal for continuous operation. In order to better compare the performance with existing technologies, we simulated both full-swing and low-swing CMOS interconnects using IBM 45 nm technology (results are shown in Table IV ). The full-swing CMOS scheme requires 155.4 fJ/bit/mm, while the low swing scheme (conventional level converter) [32] requires 74.3 fJ/bit/mm for the same 10 mm Cu-line in IBM 45 nm technology. The energy consumption with skyrmion-based sensing is ∼50× lower compared with full-swing and ∼25× lower compared with low-swing CMOS interconnect. The energy efficiency is primarily due to the reduction of dynamic/capacitive loss, which dominates in a CMOS global interconnect line. We also compare the energy consumption with analog current-mode techniques proposed in [16] and [33] . The energy consumption is lower with skyrmion receivers due to the reduction of static energy that is required in analog amplification process. In addition, we compare our method with the DW receiverbased interconnection method proposed in [19] - [21] . The DW-based technique is also a current-mode structure that utilizes data-dependent DW movement at the receiver for signal conversion. This method is reported to be very energy efficient [19] - [21] . In comparison with DWs, skyrmions are [5] , [13] , [23] . Moreover, the required current density for skyrmion movement is much lower compared with the DW for successful operation [10] . As a result, the required current flow through the SHM layer is much lower for a skyrmionbased receiver. This lower current results in ∼2× improvement in energy consumption for a skyrmion-based method compared with a DW-based method working under similar conditions (consumes 5.97 fJ/bit/mm for the same 10 mm Cu-line with operating conditions in Table II with SHM current density for the DW movement of 10 12 A/m 2 ). The limitation, however, is that a DW-based receiver can operate at a slightly faster speed as the DW movement is reported to be faster than skyrmion [4] , [34] . Moreover, the relaxation requirement for the skyrmion after movement is also a limitation compared with the DW movement. The benefit of either architecture will depend on the particular application and the operating speed. If the thermal stability with lower power is the key concern, then the use of skyrmions will be favorable.
It needs to be mentioned here that the skyrmionic sensors have been previously proposed in [24] and [35] . Emori et al. [35] have demonstrated magnetic skyrmionbased logic gates, while Nagaosa and Tokura [24] have shown gateable skyrmion transport using voltage-controlled magnetic anisotropy. Our proposed skyrmion sensor goes beyond these previous proposals due to the fact that we show the possible integration of skyrmions with CMOS technology for global interconnects. In addition, we control the skyrmion motion by altering the voltage polarity across a metal layer, which is convenient for digital circuit implementations.
V. CONCLUSION To summarize, we have proposed magnetic skyrmions as low-power sensors for global interconnects. Our method uses skyrmion-induced sensing to avoid analog transceivers at the receiving end. Due to the inherent stability of skyrmions and lower current requirement for skyrmion movement, the proposed method is robust and energy efficient. The simulation results show significant energy efficiency over existing techniques in addition to the reduced complexity of operation. The skyrmion-based interconnect can alleviate the issues associated with existing voltage or current-mode interconnects while achieving enhanced energy efficiency.
